Fundamentals of logic design / (Record no. 741)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 01568cam a2200229 a 4500 |
| 001 - CONTROL NUMBER | |
| control field | 2030 |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20200708110725.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 030226s2004 caua b 001 0 eng |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| International Standard Book Number | 9788131500439 |
| 040 ## - CATALOGING SOURCE | |
| Transcribing agency | PK |
| 082 00 - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 621.39/5 |
| Edition number | 22 |
| Item number | R8451 |
| 100 1# - MAIN ENTRY--PERSONAL NAME | |
| Personal name | Roth, Charles H. |
| 245 10 - TITLE STATEMENT | |
| Title | Fundamentals of logic design / |
| Statement of responsibility, etc | Charles H. Roth, Jr. |
| 250 ## - EDITION STATEMENT | |
| Edition statement | 5th ed. |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) | |
| Place of publication, distribution, etc | New Delhi : |
| Name of publisher, distributor, etc | Thomson/Brooks/Cole, |
| Date of publication, distribution, etc | 2007 |
| 300 ## - PHYSICAL DESCRIPTION | |
| Extent | xxi, 687 p. |
| Other physical details | ill. ; |
| Dimensions | 24 cm. + |
| Accompanying material | 1 CD-ROM (4 3/4 in.) |
| 500 ## - GENERAL NOTE | |
| General note | Includes bibliographical references (p. 623) and index. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Logic circuits. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Topical term or geographic name as entry element | Logic design. |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | Books |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Formatted contents note | Introduction<br/><br/>1 number systems and conversion 1<br/><br/>2 boolean algebra 26<br/><br/>3 boolean algebra (continued) 53<br/><br/> Applications of boolean algebra<br/>4 minterm and maxterm expansions 77<br/><br/>5 karnaugh maps 109<br/><br/>6 quine-mccluskey method 149<br/><br/> Multi-level gate circuits<br/>7 nand and nor gates 173<br/><br/>Combinational circuit design<br/>8 and simulation using gates 201<br/><br/><br/><br/>Multiplexers, decoders, and programmable<br/>9 logic devices 224<br/><br/>10 introduction to vhdl 257<br/><br/>11 latches and flip-flops 290<br/><br/>12 registers and counters 319<br/><br/>13 analysis of clocked sequential circuits 355<br/><br/>14 derivation of state graphs and tables 390<br/><br/>Reduction of state tables<br/>15 state assignment 425<br/><br/>16 sequential circuit design 465<br/><br/>17 vhdl for sequential logic 501<br/><br/>18 circuits for arithmetic operations 535<br/><br/>19 state machine design with sm charts 563<br/><br/>20 vhdl for digital system design 583<br/> |
| Withdrawn status | Damaged status | Not for loan | Home library | Current library | Date acquired | Source of acquisition | Full call number | Barcode | Date last seen | Price effective from | Koha item type |
|---|---|---|---|---|---|---|---|---|---|---|---|
| UE-Central Library | UE-Central Library | 20.06.2018 | U.E. | 621.395 R8451 | T2030 | 20.06.2018 | 20.06.2018 | Books |
